Altiumcustomize

Design Rule Verification Report

Date : 6/30/2011
Time : 3:51:18 PM
Elapsed Time : 00:00:01
Filename : C:\Documents and Settings\Administrator\My Documents\Hardware SID\littlepcb.PcbDoc
Warnings : 0
Rule Violations : 0

Summary

Warnings Count
Total 0

Rule Violations Count
Width Constraint (Min=0.254mm) (Max=0.4mm) (Preferred=0.4mm) (InNet('VDD')) 0
Width Constraint (Min=0.254mm) (Max=0.4mm) (Preferred=0.4mm) (InNet('GND')) 0
Width Constraint (Min=0.254mm) (Max=0.4mm) (Preferred=0.4mm) (InNet('VCC')) 0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All) 0
Clearance Constraint (Gap=0.3mm) (All),(All) 0
Width Constraint (Min=0.3mm) (Max=0.3mm) (Preferred=0.3mm) (All) 0
Net Antennae (Tolerance=0mm) (All) 0
Silk to Silk (Clearance=0.254mm) (All),(All) 0
Silkscreen Over Component Pads (Clearance=0.254mm) (All),(All) 0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All) 0
Hole To Hole Clearance (Gap=0.254mm) (All),(All) 0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All) 0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All) 0
Un-Routed Net Constraint ( (All) ) 0
Short-Circuit Constraint (Allowed=No) (All),(All) 0
Total 0